the low frequency noise (LFN), which arises from the random capture and release of electrons by traps located in and near the gate dielectric, is of concern, especially in high-K dielectrics with large number of traps [2] . LFN in the device baseband affects the oscillating frequency and dominates the measured phase noise up to an offset of 1MHz [3] . If we consider these challenges, then new methodologies are needed to overcome these limitations. The driving force in almost all PLLs is an oscillator, therefore, a good understanding of oscillationbased phenomena, such as injection locking -which is a very useful and interesting phenomenon that happens in numerous physical systems especially in electronic oscillators -can be helpful in solving these problems.
The injection locking technique, characterized by its simple structure and low noise performance in an oscillator design, has been investigated by researchers. By comparing the oscillator with a high stability reference signal source, injection locking will cause the oscillator to be phase locked to the reference source. Van Der Pol [4] first introduced the injection of an external signal to an oscillator to control its frequency; however, the signal level was large and tended to 'quench' the output amplitude. Adler [5] developed a small signal model for the tracking and non-tracking characteristics of the injection locking phenomena where signal injection was at low levels to modulate the phase only. Adler's work provided a strong foundation for the subsequent work on injectionlocked oscillators [6] [7] [8] [9] . In particular, injection locking is used widely in injection-locked clock multipliers (ILCMs) to achieve superior phase noise over a PLL [6] . Runge [7] in 1976 developed a reference injected (RI), discrete component, PLL with an analog multiplier PD and LC oscillator for use in Undersea Lightwave Systems, which have been in use since 1988 in the Atlantic Ocean and 1989 in the Pacific Ocean.
However, the full potential of this method to improve the noise and settling performance of Charge-Pump PLLs has yet to be analyzed and implemented in an integrated CMOS circuit technology.
We have applied the injection locked Synchronous Oscillator (SO) [8] with voltage control capability to a modified Charge-Pump (CP) PLL to replace the conventional VCO, as shown in Fig. 1 . The Charge-Pump PLL, which employs a nonlinear discriminator to aid the frequency acquisition [10] , is an improvement over the phase comparator-type early PLLs in that it also provides a frequency error output as well as a phase error, so the PLL capture range is only limited by the VCO output frequency range. It also generates a coherent output phase as the CP together with a passive integrable filter is capable to provide a pole at the origin so as to increase the order of the type of the PLL. Based on Runge's method [7] , the injection signal is derived directly from the attenuated reference signal without additional circuit implementations. Compared to a PLL, the new system, named a Reference Injected PLL (PLL-RI), provides further noise suppression and improved locking behavior. The phase noise shaping functions of a PLL-RI are formulated mathematically. PLL-RI provides flexible design trade-offs by decoupling 3dB loop bandwidths for different noise sources.
This paper is organized in the following manner. The next section theoretically analyzes the PLL-RI system from the aspect of dynamic equations to study its locking condition and settling behavior. The phase noise of the PLL-RI with noise contributions from different sources -reference/injection signal, PFD/CP, and VCO, is described in Section III. The system dynamic models and phase noise equations derived in Section II and III are verified by SPICE and MATLAB simulations in Section IV. In Section V, measurement results on a 1GHz CMOS PLL-RI with injection-locking into a CMOS ring-type VCO, fabricated with 130nm RF CMOS technology, and occupied 100μm×200μm, are provided to support the theories and simulations in this paper. Section VI offers conclusions.
II. PLL-RI SYSTEM DYNAMIC
The functional block diagram of the PLL-RI shown in Fig. 1(a) consists of a Phase Frequency Detector (PFD), a CP, a Low Pass Filter (LPF), a voltage controlled SO (VCSO), and an attenuator (ATTN). Normally, in a PLL, the PD compares the phase difference between the reference and the output signals, and a control mechanism acts on the VCO in such a way that the phase error is reduced to a minimum. In PLL-RI, however, besides the loop phase tracking operation, the VCSO also functions as a tracking device. In general, either of these two mechanisms is sufficient for phase locking; however, they are combined to realize a low phase noise performance and improved locking behavior.
In on-chip applications, VCOs are typically implemented with LC tank oscillators or delay-line ring-type oscillators based on the required specification. The LC-VCO has low long-term and period jitter and low phase noise, but consumes large layout area and has a narrow tuning frequency. On the other hand, for a given power budget, the ring-type VCO 1) is easier to integrate due to its compactness; 2) has little coupling to the other circuit components 3) can oscillate at a very high frequency, and since it is tuned in frequency by a current, it has a broader tuning range than the LC-VCO. However, ring-type oscillators suffer from the well-known degradation in phase noise performance because of the poor quality factor Q since the energy stored in the node capacitances is discharged every cycle, and the energy is restored to the resonator during the edges rather than at the voltage maxima [11] . In this paper, a delay-line, ring-type CMOS oscillator architecture for the VCSO is adopted to provide a large tuning range in a fully integrated PLL.
A. SO Dynamic Phase Equation
Modified from the linearized model of a delay-line oscillator [12] , Fig. 2 shows a linearized model of an N-stage delay-line injection locked SO where −G m is the inverting transconductance, R and C are the resistance and capacitance at the output node of each delay component, respectively.
are the injected signal and output signal respectively. We define φ = φ o (t)−φ i as the instantaneous differential phase, and ω = ω o − ω i as the frequency offset of the injected signal, ω i , from the VCO resonant frequency, ω o , and V x is the signal at the input of the delay-line.
The total phase shift φ d (ω) of the delay line in Fig. 2 at frequency ω can be found in terms of the oscillating frequency ω o and the number of stages N:
The quality factor Q of this oscillator is defined as Q =
, which is a measure of how much the closed-loop system opposes variations in the frequency of oscillation. Therefore, in a delay-line ring oscillator,
Equation (2) shows that Q cannot exceed π 2 for this type of oscillators. Therefore, delay-line ring oscillators are considered to be low quality factor oscillators.
Once the injection signal is impressed, the output frequency ω out can be written as If we substitute Equation (3) into Equation (1) and combine with Equation (2), then we obtain
A graphical phasor representation of the signals in Fig. 2 , is shown in Fig. 3(a) , where we obtain
Equating (5) and (4), we have
If we consider low-level injection (i.e. a weak injection signal
, then the system dynamics of a delay-line oscillator under low-level signal injection become:
where
. Equation (7) is the same as the well known Adler's equation [5] where a LC tank oscillator was used in the derivation. It is also identical to the first-order typeone PLL phase equation [14] , [15] which indicates that the SO itself is basically a first-order PLL. However, it alleviates the needs for PD and feedback loop implementations, which are essential in a conventional first-order PLL.
It is instructive to look at the SO system dynamic described in Equation (7) by drawing the phase plane trajectory [14] . Fig. 3(b) shows dφ/dt, the frequency difference, as a function of φ, the phase difference. The equilibrium resides at the point where dφ/dt is zero and φ is a constant φ ss = sin −1 ω
By examining the existence of the equilibrium point, we can observe two regions of operation: 1) driven and locked when ω−K SO ≤ 0; 2) driven but unlocked when ω−K SO > 0. In the driven and locked region, a steady-state φ ss always exists such that dφ dt = 0. However, in the driven but unlocked region, the output will never be able to phase lock to the injected signal as dφ dt > 0. Therefore, the lock-in range of the SO is given by which can also be observed as the swing of the trajectory. The SO injection parameter K SO is also known as the one-sided lock-in range.
B. PLL-RI Dynamic Phase Equation
The SO is designed to have the voltage control capability. The new VCSO frequency is ω o = ω fo + K o V ctrl where ω fo is the oscillator initial free running frequency, K o in rad/V·s is the tuning sensitivity of the VCSO. Therefore, Equation (7) becomes
From the block diagram shown in Fig. 1 (a), if we neglect the effect of the second capacitor C 2 since its capacitance is much smaller than C 1 , the time domain control voltage is
2π is the gain of the PFD/CP and I p is the amplitude of the current source in the CP. If we substitute V ctrl into Equation (9) and consider low-level injection:
The term K SO cos φ in Equation (11) represents the effect of the injection on the output phase difference. We can eliminate some constants by normalizing the time variable.
We may construct a phase plane trajectory of Equation (12) in which φ is the abscissa and dφ/dτ is the ordinate. Shown in Fig. 4 is the comparison of the trajectories for PLL-RI with K > 0 and the conventional PLL with K = 0. Certain observations can be made from the figures: (1) At equilibrium, the steady-state phase error φ SS is zero when PLL-RI is phase-locked (dφ/dτ = 0). To better understand the property of this equilibrium point, we rephrase the above system as:
It is easy to see that (φ, dφ/dτ ) = (0, 0) is the only equilibrium of the above system, and the Jacobian matrix of the system (13) reads (14) and corresponding eigenvalues can be found:
Both eigenvalues have negative real parts, therefore, (φ = 0, dφ/dτ = 0) is the stable equilibrium and the global attractor for the system. (2) In comparison with the conventional PLL, the PLL-RI adds nonlinearity in the phase system given in Equation (13), therefore, the speed of the convergence of the solution to the equilibrium depends on the initial solutions of the phase difference φ (0) and the normalized frequency difference dφ/dτ (0), resulting in a pull-in time difference between the PLL-RI with K > 0 and the conventional PLL with K = 0. Practically, we choose φ (0) ∈ [−2π, 2π], and dφ/dτ (0) ∈ [0, 5π], a pull-in time comparison can then be plotted numerically by calculating at each combination of the initial conditions, the ratio of log (t PLL /t PLL-RI ) where t PLL and t PLL-RI are the pullin time for the conventional PLL and the PLL-RI, respectively. Fig. 5 illustrates, for a majority of cases (92%), this ratio is positive, which means the PLL-RI settles faster than the conventional PLL.
The pull-in range of the PLL-RI is ideally infinity but practically is limited by the VCSO operating frequency, which is large in a ring-type delay-line VCSO. We may also derive the expression for the output phase φ out to have a better understanding of the injection behavior. The output phase becomes
dt represent the instantaneous PLL phase and the instantaneous injection induced phase modulation, respectively. Based on Equation (16), the time domain phase in the PLL-RI system can be modeled as shown in Fig. 6(a) , which consists of dual loops, namely the original phase-locked loop and the injection loop. We can linearize the phase model at the locked state by assuming the phase difference φ is small with sin φ ≈ φ. The linearized frequency domain phase model at locked state is shown in Fig. 6(b) , from where the PLL-RI phase-transfer function H (s) becomes:
are the natural frequency and damping factor for the conventional PLL. The lock range within which a PLL locks in one single beat note between the reference frequency and output frequency can be found [16] as ω L = 4πζ ω n , an improvement of K SO /2 over the conventional PLL. 
A. VCSO Phase Noise Transfer Functions
Once a signal is injected into the VCSO, phase noise shaping functions can be calculated based on the methodology of applying a small phase perturbation φ inj,n and φ osc,n on the injected and the oscillator signals, respectively, and finding a phase perturbation φ n of the differential phase φ as a result of these phase perturbations. Thus, we find out,n = 
are the noise shaping functions for the oscillator phase noise and injected phase noise, respectively. As shown in Fig. 7 , the inherent oscillator noise is high pass filtered (HPF) as it is presented at the output. The 3dB loop bandwidth of the HPF ω 3dB = K 2 SO − ω 2 increases with K SO to suppress more VCO noise.
B. PLL-RI Phase Noise Transfer Functions and Noise Bandwidths for Different Noise Sources
In a PLL-RI, the center frequency of the VCSO is changing inside the loop to match the injection reference signal, therefore, ω = 0. Equation (19) then indicates the SO overall phase noise can be regarded as a feedback loop, as shown in Fig. 8 (a) . Incorporating the PLL-RI phase mechanism given in Fig. 6 recasts a model to a dual-loop configuration as shown Fig. 8 (b) , from where the overall phase noise power spectral density (PSD) can be expressed as S out,n (ω os ) = H osc,n S osc,n + H pfd,n S pfd,n + H inj,n S inj,n (20) where
showing that the overall phase noise is broken down into three major noise components: the inherent VCSO noise, the PFD/CP noise, and the reference/injection noise. Fig. 9 displays an added power spectra from each noise source through corresponding noise shaping functions with different K SO . With the introduction of the K SO , the RI results in a noise suppression at lower frequencies as the HPF corner frequency increases, and a noise suppression at higher frequencies as the LPF corner frequency decreases, which suppresses more VCSO noise and reference/PFDCP noise, respectively. The same conclusion can be drawn from a noise bandwidth perspective. The noise bandwidth B n is defined as the integral [10] :
The narrower the noise bandwidth, the greater the noise performance of the PLL [16] .
1) VCSO Noise:
The 3dB loop bandwidth for the VCSO noise transfer function H osc,n from Equation (20) is
where ω n and ζ are defined in Section II. We can observe as K SO increases, ω 3dB,osc increases as well, which means more VCSO noise is suppressed. Since the VCO noise is high passed, the integral in Equation (21) is infinity, however, the effect of far-out VCO noise is not under consideration in the PLL design since it 1) is usually low and 2) could be filtered out easily. If we change the integration limit of ∞ to an upper bound frequency ω up , the noise bandwidth for VCO noise is then calculated from Equation (21):
, since Equation (23) is a monotone decreasing function on ζ , increasing K SO will decrease the noise bandwidth B n,osc . Fig. 10(a) plots B n,osc versus ζ as K SO increases, where we can easily see that increasing K SO and ζ will decrease the noise bandwidth.
2) PFD/CP Noise: Usually in a conventional PLL, noise inside PFD/CP is low passed as it is shown at the output, therefore, reducing the loop bandwidth to suppress more PFD/CP noise will include more VCO noise in the picture. However, in a PLL-RI, the 3dB loop bandwidth for the PFD/CP noise transfer funtion H pfd,n from Equation (20) is
As K SO increases, ω 3dB,pfd/cp decreases, which means more PFD/CP noise is suppressed. Therefore, the parameter K SO can decouple loop bandwidths for VCO and PFD/CP to suppress both's noise at the same time.
The noise bandwidth due to PFD/CP noise: Thus, B n,pfd/cp is a monotone decreasing function on K SO . Fig. 10 (b) plots B n,pfd/cp versus ζ as K SO increases. B n,pfd/cp has a minimum of
3) Input Noise: Unlike the conventional PLL where the input noise is only low-passed, the input noise of the PLL-RI is also band-passed due to the injection loop. 3dB bandwidth is not sufficient to find its noise dependence on K SO . Therefore, we need to study its noise bandwidth:
In order to find its dependence on Kso, we can find
Therefore, when K SO < ω n (1 − 2ζ ), B n,inj is a monotone decreasing function on K SO , and K SO can dramatically reduce the noise bandwidth. When K SO > ω n (1 − 2ζ ), B n,inj is a monotone increasing function on K SO . Fig. 10 (c) plots B n,inj versus ζ as K SO increases. B n,inj has a minimum of From the noise analysis above, K SO has a positive effect on the noise performance of the PLL-RI. Practically, ζ is chosen between 0.5 and 2 for low period jitter and accurate reference phase tracking, and K SO can be optimized for the minimum overal noise bandwidth by changing the injection level and the design of the oscillator. We note, the injection level can not be arbitrarily large to increase K SO , otherwise, the criteria of the small signal injection
1 is violated and the injection will tend to quench the output amplitude.
IV. EXAMPLE: PLL-RI IMPLEMENTATION
AND NUMERICAL RESULTS To further illustrate the utility of the theory discussed in Section II and III, a fully integrated PLL-RI with ring-type, delay-line, VCSO has been designed. Loop dynamic parameters, noise shaping functions and noise bandwidth calculated in MATLAB from the theory are compared against SPICE simulations in this section and measurements in Section V.
The CMOS implementation of the PLL-RI with the block diagram shown in Fig. 1(a) is given in Fig. 11 . A TrueSingle-Phase-Clock (TSPC) dynamic DFF is used for high frequency operation in the PFD circuit implementation. In the LPF design, all the passive components are implemented with on-chip elements. The detailed VCSO design is shown in Fig. 12 , which employs a current mirror as a voltage to current converter (V2I) and a two-stage current controlled delay-line oscillator to achieve a wide operating frequency range and a minimum chip area. The delay cell has a cross coupled NMOS latch which can boost the stage gain and minimize the effect of supply voltage fluctuations once the latch is established. Active inductors realized by PMOS active loads and NMOS variable resistors are used to compensate for the parasitic capacitance to increase the speed of the delay cell [17] . The configuration of a differential delay cell is immune to supply disturbance. A Differential to Single (D2S) buffer is used to convert and buffer the differential output signal. of K o modestly impacts the loop dynamics of the PLL-RI. Fig. 14 shows the phase noise in the VCO and VCSO for both analytical and simulated results. In the conventional VCO, device baseband LFN is up-converted to the RF regime with a slope of 1/ f 3 while white noise is up-converted with a slope of 1/ f 2 . These slopes have been related analytically to the physical device modeling parameters [9] . The analytical phase noise of the VCSO calculated from Equation (19) matches well with the simulated result. The SO reduces the phase noise in the low frequency region. The transient simulation results in Fig. 15 shows the settling behavior of the PLL-RI with and without injection. The initial control voltage at the start-up is set to be 0.55V, from where the initial condition is calculated as (φ, dφ/dt) = (0, 288MHz × 2π). The pool in Fig. 5 gives the ratio between the two settling time is 1.9, which is comparable to the simulated locking time ratio shown in Fig. 15 .
The PLL-RI phase noise comparison between the theory in Section III and the simulation is given in Fig. 16 where the open loop (OL) phase noise of the VCSO, reference signal, and PFD/CP mapped to the VCSO frequency are also plotted. Unlike the previous transistor-level simulations, the PLL-RI phase noise simulation has the VCSO and passive components as actual devices, but the PFD/CP is implemented with Verilog-A behavior model in order to vary its noise contribution, and the phase noise is found from the transient noise simulation. In the PLL without injection, the actual simulated noise around the offset of 10MHz peaks due to the nonlinear response of the PLL with the parasitics modeling. The PLL-RI with injection helps to suppress the noise around this region and the strength of the suppression is determined by the injection levels. The theoretical phase noise for PLL-RI with different injection levels (K SO ) matches with the corresponding simulated results. Shown in Fig. 16 , and calculated with Equations (22) and (24), the loop bandwidth for PFD/CP noise is reduced from 18MHz in a conventional PLL with K SO = 0 to 0.95MHz in a PLL-RI with K SO = 47MHz, and the loop bandwidth for oscillator noise is increased from 11MHz in a conventional PLL with K SO = 0 to 60.44MHz in a PLL-RI with K SO = 47MHz. V. MEASUREMENTS Measurements were performed on a 1GHz PLL-RI, shown in Fig. 17 , which was fabricated with Global Foundries standard 130nm RF CMOS process with the core size of 100μm×200μm. The topology of the PLL-RI was the same as shown in Fig. 11 . This prototype PLL-RI is measured with a Cascade Probe test system which consists of a RF probe station, ground-signal-ground (GSG) coplanar RF probes, and high-speed cables. The test set-up is shown in Fig. 18 where a power splitter is used to split the pulse input from the RF signal generator to feed to both the injection port with an attenuator and the reference port. The pulse power is attenuated by 3dB after the power splitter. A 1.2V battery is employed to supply power to the chip with a low noise solution. A 50 variable resistor is used to provide the variable charge pump current.
The PLL-RI has a 1.2V power supply and operates from 0.5 to 1.7GHz, consuming 2.6mW power at 1GHz. The lock in range of the PLL-RI is the same as the operating range for the VCSO, whose measured transfer characteristic is shown in Fig. 13 which matches well with the typical corner simulation. The measured VCSO phase noise is shown in Fig. 19 . Since the VCSO noise is high passed as the result of the signal injection, the low frequency VCSO noise is reduced, and the injection level determines the strength of the noise suppression. Fig. 19 also plots the theory in Fig. 14 where a 20mV peak injection voltage is applied in the VCSO and its phase noise matches with the -24dBm power injection curve in the measurement. The slight phase noise deterioration is due to the reason that control voltage noise is not considered in the SO phase noise model, and in the actual measurement, the noise from the testing equipment is involved.
The measured output signal and phase noise at 1GHz are shown in Fig. 20 . The PLL-RI reduces the phase noise and jitter peaking in the vicinity of the designed loop bandwidth, which is around 18MHz in this example but can be optimized for a particular application. The strength of the noise reduction is dependent on the injection constant K SO which is proportional to the intensity of the injection power. With a 10dB attenuation, we also have applied the transfer functions (20) directly on the measured phase noise of each components, and plotted a theoretical PLL-RI output phase noise which agrees with the measurement. With a 20dB attenuation, Equations (22) and (24) indicate the 3dB loop bandwidths for inherent oscillator noise and PFD/CP noise is changed from 11MHz and 18MHz respectively in a conventional PLL with K SO = 0, to 78.6MHz and 0.7MHz respectively in a PLL-RI with K SO = 65MHz. Same results could be observed from Fig. 20 where loop bandwidths are decoupled for different types of noise sources: compared with a conventional PLL, for PFD/CP and input noises, the 3dB loop bandwidth is reduced by around 14dB, and for oscillator inherent phase noise, the 3dB loop bandwidth is increased by 8.5dB. When a 30dB attenuation is applied, phase noise at 1MHz and 10MHz offset are reduced from -118.8dBc/Hz (PLL) to -121.9dBc/Hz (PLL-RI), and -102.3dBc/Hz (PLL) to -128.3dBc/Hz (PLL-RI), respectively, with an integrated RMS jitter from 10KHz to 30MHz of 1.55ps.
VI. CONCLUSION
This paper theoretically evaluated a Phase-Locked Loop (PLL) system under Reference Injection (RI). The dynamic behaviors including the settling time, lock in range, and the phase noise performance of the PLL-RI are studied. A PLL-RI system has been designed and fabricated with 130nm standard RF CMOS technology. The simulated and measured results indicate excellent correlation between the analysis and the fabricated PLL-RI system. Compared with the conventional PLL, the PLL-RI offers faster settling time, wider lock in range and the ability to decouple loop bandwidths for VCO noise, reference noise, and PFD/CP noise, so that noise reduction is observed. When a 20dB attenuation is applied in the measurement, compared with a conventional PLL, the 3dB loop bandwidth for the VCO noise is increased by 8.5dB, but the 3dB loop bandwidth for the PFD/CP noise is reduced by 14dB. When a 30dB attenuation is applied, at the 10MHz offset from 1GHz carrier frequency, the phase noise is reduced by 26dB in a PLL-RI. The PLL-RI discussed in this paper, without a frequency divider in the feedback path, tends to focus on applications where the output is designed to track the input signal, such as de-skewing, clock synchronization, clock regeneration [7] , frequency/phase (de)modulation, etc. The theory formulated in Section II and III can be extend to be used in a frequency synthesizer where a divide-by-M is employed in the feedback loop, with the aid of a pulserenabled harmonic injection [6] .
